


PhotoFast[®] G-Monster-1.8" IDE SSD Pin Assignment

Master/Slave Jumper Select Instruction:



1. **No Jumper: Master (default setting)**
2. **45 - 46 Short: Slave**
3. **45 - 46 and 47 - 48 Short: Cable Select**

PhotoFast® G-Monster-1.8" IDE SSD Pin Assignment

Interface Pin Assignment, Signal Names and detail

Description:

DRIVER INTERFACE SIGNALS			
PIN	SIGNAL	PIN	SIGNAL
1	RESSET	2	GROUND
3	DD 7	4	DD 8
5	DD 6	6	DD 9
7	DD 5	8	DD 10
9	DD 4	10	DD 11
11	DD 3	12	DD 12
13	DD 2	14	DD 13
15	DD 1	16	DD 14
17	DD 0	18	DD 15
19	GROUND	20	KBY
21	DMARQ	22	GROUND
23	DYOW /STOP	24	GROUND
25	DYOB/ -DMARQY /STROBS	26	GROUND
27	YOBY/-DMARQY/-DSTROBS	28	CS2L
29	DMACK	30	GROUND
31	INLRQ	32	YOC516
33	DA1	34	FDYR
35	DA0	36	DA 2
37	CS0	38	CS 1
39	DASP	40	GROUND
41	+5V	42	+5V
43	GROUND	44	RESSETBYSD

PhotoFast[®] G-Monster-1.8" IDE SSD Pin Assignment

Signal List:

SIGNAL NAME	PIN	I/O Type	DESCRIPTION
RESST	1	I	This is a reset signal output from the host system and to be used for interface logic circuit.
DD0-DD15	3-18	I/O	This is a 16-bit bi-directional data bus. The lower 8 bits are used for register access other than data register.
DION	23	I	The rising edge of this write strobe signal clocks data from the host data bus into a register on the device.
STOP			Assertion of this signal by the host during an UDMA burst signals the termination of the UDMA burst.
DIOB	25	I	Activating this read strobe signal enables data from a register on the device to be clocked onto the host data bus. The rising edge of this signal latches data at the host.
HDMABDY			This signal is a flow control signal for UDMA read. Host asserts this signal and indicates that the host is ready to receive UDMA read data.
HSELB0BZ			This signal is write data strobe signal from the host for an UDMA write. Both the rising and falling edge latch the data from DD (15:0) into the device.
IOBDY	27	O	This signal is used to temporarily stop the host register access (read or write) when the device is not ready to respond to a data transfer request.
HDMABDY			This signal is a flow control signal for UDMA write. Device asserts this signal and indicates that the device is ready to receive UDMA write data.
HDMABDY			This signal is the data in strobe signal from the device for an UDMA read. Both the rising and falling edge latch the data from DD (15:0) into the host.
INTREQ	31	O	This is an interrupt signal for the host system. This signal is asserted by a selected device when the INTN bit in the Device Control Register is "0". In other cases, this signal should be a high impedance state.

PhotoFast® G-Monster-1.8" IDE SSD Pin Assignment

Signal List (Continued):

IOCS16	32	I/O	<p>EXCEPT FOR DMA TRANSFERS, IOCS16- INDICATES TO THE HOST SYSTEM THAT THE 16-bit data port has been addressed and that the drive is prepared to send or receive a 16-bit data word. This shall be an open collector output.</p> <ul style="list-style-type: none"> - WHEN TRANSFERRING IN PIO Mode, PIOCS16- IS NOT ASSERTED, TRANSFERS SHALL BE 8-bit USING DD0-7. - WHEN TRANSFERRING IN PIO Mode, PIOCS16- IS ASSERTED, TRANSFERS SHALL BE 16-bit USING DD0-15. - WHEN TRANSFERRING IN DMA Mode, the host shall use a 16-bit DMA channel and IOCS16- shall NOT be asserted.
DA0-2	33, 35, 36	I	This is a register address signal from the host system.
PD7A#	34	I/O	The host shall wait until the power on or hardware reset sequence is complete for all devices on the cable;
CS0-	37	I	This device chip selection signal is used to select the command block registers from the host system.
CS1-	38	I	This device chip selection signal is used to select the control block registers from the host system.
DASP-	39	I/O	This signal indicates that a device is active when the power is turned on. Upon receipt of a command from the host, the device asserts this signal. At command completion, the device de-asserts this signal.
DMA#Q	21	O	The device shall assert this signal, used for DMA data transfers between host and device, when it is ready to transfer data.
DMA#H	29	I	The host in response to DMA#Q to either acknowledge that data has been accepted, or that data is available shall use this signal.
CS2L	28	I	The device is configured as either Device 0 (Master) or Device 1 (Slave) depending upon the signal level of 28 pin CS2L signal. - WHEN used as Device 0 (Master), CS2L is open - WHEN used as Device 1 (Slave), the host shall have pullup resistor. Recommended pullup resistor is 10k Ohm.
GROUND	2, 19, 22, 24, 26, 30, 40, 43	F	GROUND PIN
POWER	41, 42	F	5V power PIN

PhotoFast® G-Monster-1.8" IDE SSD Pin Assignment

DIMENSION:

